


FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANT (USE SEVERAL SHEETS IF NECESSARY)	ATTY. DOCKET NO. APLUS.001A	APPLICATION NO. 09/754,406
	APPLICANT Songjie Xu	
	FILING DATE January 2, 2001	GROUP 2123

RECEIVED

JUL 08 2002

Technology Center 2100

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

EXAMINER
INITIAL

OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)

1.	Singh, K.J., Performance Optimization of Digital Circuits, Ph.D. Dissertation, pages 33-79, University of California at Berkeley, 1992
2.	Pan, P., Performance-Driven Integration of Retiming and Resynthesis, in Proc. Design Automation Conf., pages 243-246, 1999
3.	Tamiya, Y., Performance Optimization Using Separator Sets, in Proc. Int'l Conf. On Computer Aided Design, pages 191-194, 1999
4.	Sentovich et al., SIS: A System for Sequential Circuit Synthesis, Electronics Research Laboratory, Memorandum No. UCB/ERL M92/41, 1992
5.	Hwang, Y.-Y., Logic Synthesis for Lookup-Table Based Field Programmable Gate Arrays, Ph.D. Dissertation, pages 35-63, University of California at Los Angeles, 1999
6.	Yang, S., Logic Synthesis and Optimization Benchmarks User Guide Version 3.0, Technique Report, MCNC, January 1991

S:\DOCS\RJS\RJS-5452.DOC 061102

EXAMINER <i>Mary C. Hogan</i>	DATE CONSIDERED <i>5/13/04</i>
*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.	